This paper presents a comparison between topologies suitable for capacitor charging systems. The topologies under evaluation are a flyback converter, a half-bridge series resonant converter and a full-bridge phase-shifted converter. The main features of these topologies are highlighted, which allows the proper topology selection according to the application requirements. Moreover, the performed analysis permits to characterize the operational range of the main components thus allowing their appropriate sizing and selection. Simulation results are provided.
Introduction
In particle accelerators, several applications are based on a capacitor discharge topology [1, 2] . In this kind of systems, the capacitor charging system plays an essential role, since it has to transfer from the grid to the capacitive bank the energy that has to be further delivered to the load. The capacitor charging system has to exhibit several features, among others pulse-to-pulse repeatibility, compactness, efficiency and robustness [2, 3] . There are many topologies suitable for capacitor charging systems, each one having advantages and disadvantages [4, 5, 6, 7] . This paper presents the comparison between three topologies, a dual switch flyback working in the boundary between CCM (Continuous Conduction Mode) and DCM (Discontinuous Conduction Mode), a full-bridge phase-shifted converter and a half-bridge series resonant converter. Several features of each topology are highlighted and a comparison is performed. The presented analysis evaluates the capacitor charger features that are useful to select the more suitable topology, depending on the requirements of a particular application. Moreover, the presented expressions allow to define the operational range of the different components thus allowing their appropriate sizing and selection according to clearly defined parameters.
Capacitor Charging Systems
There are several parameters that influences the charging system [3] . Among them, the Pulseto-Pulse Repeatability (P P R) is one of the most important since it defines the variation in the final charging voltage. P P R can be defined as:
where v 0max , v 0min and v 0avg are the maximum, minimum, and average values of the voltage across the output capacitor C o for a batch of pulses. Usually, the charging process is finished when the output voltage reaches its reference value, V R . With many charging topologies, the output voltage exhibits an overshoot due to the inherent remanent energy stored in the power converter elements, E rem . P P R can also be defined as a function of this remanent energy and the maximum energy in the capacitor, E c :
where
and V M AX is the maximum charging voltage. A similar parameter that defines the quality of the charging system is the voltage error between the end of charge voltage and the reference voltage, ∆V o = V EOC − V R , relative to the target voltage, see Eq. (3).
Other figures of merit of charging systems are related to the power capability [4] . The most relevant are its output charging power and average charging power. The average power is tied to the application requirements and it relates the repetition rate, the target output voltage and the capacitor value, as shown in Eq. (4):
The charging power determines some parameters of the power converter associated to the charging process and it relates the time necessary to reach the target output voltage and the capacitor value, as can be seen in Eq. (5):
These features will define some specifications on the power converter used for the capacitor charging system, among them the average output current, the maximum current on the devices and its switching frequency. These specifications will be analyzed in the following sections for the selected topologies. In order to define a framework for the comparison, the three topologies are evaluated with the same charging time and capacitive load so the same charging power.
Evaluated topologies Dual switch flyback converter
Flyback converters have been used for capacitor charging systems [6] . Figure 1 shows a simplified scheme of a dual switch flyback converter. This topology is based on the use of two transistors at the primary side, which are turned on and off simultaneously. The converter is operated in the boundary between CCM and DCM, this operation mode reduces the transient power losses, minimizes the transformer size and avoids a primary overcurrent during the initial stage of capacitor charging. Besides, it provides a fast transient response. The operation principle of this control mode can be summarized as follows:
• The first switching cycle is initiated turning on Q 1 and Q 2 . The input voltage, V DC , is applied on the primary side inductance, L m . The secondary voltage reverse-biases the D 3 diode and no energy is transferred to the output capacitance. Thus, the primary current increases linearly and the energy is stored in the core of the two-winding inductor.
• When the primary current reaches the peak current reference,î p , Q 1 and Q 2 are turned off. The energy stored in the two-winding inductor core forward-biases the D 3 diode and current flows into the output capacitor. The secondary side can be analyzed as a resonant circuit
Concerning the energy stored in the primary-winding leakage inductance, it flows through D 1 and D 2 and returns to the input source. Therefore, the maximum voltage applied on the primary side semiconductor devices is clamped to the input voltage. Besides, in case of load disconnection, the energy stored in the two-winding inductor returns through the diodes to the input source.
• A new switching cycle is initiated when the secondary current reaches zero.
An aspect that is non-optimal in this topology is that the turn-off power losses are significantly greater than the turn-on power losses. A snubber network should be added for turn-off, which will allow obtaining a ZCS (Zero Current Switching) and ZVS (Zero Voltage Switching) converter. An important feature is given by the fact that the inductor peak current is constant in the first half of the switching cycle. On the other hand, the output capacitor voltage is variable along the charging cycle and consequently the off time is variable with the output voltage. Hence, the commutation frequency in each j interval is variable and depends on the output voltage, leading to a voltage precision that depends on the operating point. The main equations of this converter are:
where v 0 is the output voltage, j is the time interval between the rising edges of the ON signal,
Full-bridge phase-shifted converter
Full-bridge topologies are widely used in high-power, high-voltage conversion [4, 7] . Figure 2 shows a full-bridge phase-shifted converter. The system controls each leg in a complementary and independent way, using the time delay (t d ) between the turn-on of the pair Q 1 -Q 4 and the turn-on of the pair Q 2 -Q 3 to regulate the load voltage. The voltage applied at the primary side of the transformer is rectified using diodes D 5−8 and the converter maximum output voltage can be sized by tuning the T 1 transformer ratio N = N s /N p . In this topology, the voltage at the primary side of the transformer between pulses can be considered as a voltage source, being v 0 = Np Ns v 0 . Full-bridge topologies are usually used in order to achieve ZVS at the turn-on of primary side switches. In this case, the power losses are greatly reduced, due to the lossless capacitors used as snubbers that act during turning-off [7, 8, 9, 10] . If the connection to the isolating transformer is realized with a LC leg, a resonant behaviour is obtained, leading to the operation with quasi-sinusoidal waveforms. This kind of topology is named Full-Bridge Phase-Shifted Series loaded Resonant Converter (FBPS-SRC). Although it offers the benefits of resonant converters as low switching losses, the design in this kind of topologies becomes complex since the different operating points have to be numerically solved [10] . Moreover, the relationship between the switching frequency and the resonance frequency is a trade-off between maximizing the energy delivered to the load and avoiding an oscillating behaviour. Another option, which is the one analyzed in this article, is to use a single inductor. This topology, named Full-bridge Phase-Shifted Zero Voltage Transition Converter (FBPS-ZVTC), leads to linear currents, which simplifies the analysis and allows the realisation of an analytical design. The main advantages of this kind of converter are a fixed switching frequency in each j interval, a relatively simple design and the possibility of ZVS-ZCS on the primary side switches. Moreover, lossless snubbers allows decreasing switches power losses without sacrificing efficiency. A disadvantage that has to noted is that ZVS-ZCS conditions is achieved in a specific operation mode, i.e. ZVS-ZCS is strongly dependent on the load. There are topological modifications that assure the desired operation mode. However, the complexity of the system is greatly increased [10] . Furthermore, since the inductor current decay depends on the output voltage, the inductor current at the beginning of the charge and in case of output load short-circuit is unipolar. Consequently, a strategy to avoid core saturation must be implemented. The main equations of this converter are:
where f sw is the switching frequency and C n is the value of the snubber capacitors.
Half-bridge series resonant converter Figure 3 : Half-bridge series resonant converter. Figure 3 shows a half-bridge series resonant converter. This topology is widely used in capacitor charging systems due to its simplicity and robustness [5] . By turning-on Q 1 or Q 2 , a resonant circuit between L k , C k1 , C k2 , V DC and the load, which is reflected to the primary side through N p /N s , is formed. Inductor L k represents the inductances in series with the transformer, including its own leakage inductance. In general, the value of C o reflected to the primary side is much greater than C k1 and C k2 . Therefore, C o does not modify the resonance frequency and, between pulses, it can be considered as a voltage source v 0 = Np Ns v 0 . Hence, the resonant frequency is given by:
In this topology, T 1 acts as an isolating transformer, i.e. there is no energy storage. Then, the secondary side voltage is rectified using diodes D 3−6 and delivered to the capacitor. In order to obtain a constant current mode operation, there is a dead time, T d , between the turning-on of Q 1 and Q 2 . Hence, the system works in DCM. The operation principle of this topology can be summarized as follows:
• The first switching cycle is initiated by turning on Q 1 . A resonant circuit given by V DC , C k1 , C k2 and L k is formed, leading to sinusoidal waveforms for the inductance current and capacitor voltages. The transformer reflects on the primary side the output capacitor. Due to its large value, this capacitor does not affect the resonance and it can be considered as a constant voltage source.
• When the inductor current becomes negative, Q 1 stops conducting and D 1 becomes forward biased, carrying the inductor current. At this time, the control signal of Q 1 can be set to OFF. The first cycle ends when D 1 stops conducting.
• After a dead time T d , Q 2 is turned-on and the cycle is repeated with Q 2 carrying the inductor current.
Capacitor chargers based on this topology acts as a current source, which allows reducing the inrush current. Furthermore, the output voltage grows linearly and the output power is a linear function of time [3] . The main equations of this converter are:
Comparison
In order to perform a comparison, the capacitor charger systems were designed to obtain the same charging time, i.e. the same charging power. Therefore, the output current averaged on a time t ch is the same for the three topologies. The most relevant features of the system are: V M AX = 1000 V, C o = 2.7 mF, t ch = 1.2 s, T P = 1.35 s and V DC = 400 V. According to Eq. (4), P av = 1 kW. Concerning the evaluated topologies, their main parameters are summarized as follows: Table I : Main parameters of the evaluated topologies. Figure 4 shows the output voltage for the implemented systems. It can be noted that the charging time is approximately the same for the three chargers. The HBSRC performs a linear charging process, while with the other topologies the charging voltage slope is variable. The slope variation is most significant for the DSF C. Moreover, for target voltages lower than V M AX , the DSF C has the maximum voltage slope, which implies that this topology has the higher charging power. Figure 5 depicts the output current, averaged on a switching interval, as a function of the output voltage. This figure shows that the HBSRC produces a constant average current, while the other ones present a variable average current. It should be noted that the average current behaviour is related to the linearity of the charging process. Moreover, DSF C and F BP SC have maximum average current at the beginning of the charge and then it decreases when the output voltage increases. This feature implies that these topologies have a charging power higher than the HBSRC for low voltages, as shown in Fig. 4 . It can be noted that in the three topologies the precision is increased when the output voltage is higher. For the presented designs, the HBSRC presents better precision when the charging voltage is low, while for higher voltages the F BP SC presents a superior precision. This parameter is strongly dependent on the design adopted and it can be adjusted (considering the same average output current) by using the design equations Eq. (6), Eq. (7) and Eq. (9). 
Simulations
In order to evaluate the topologies, the capacitor charging systems, using previously mentioned parameters, were simulated with MATLAB SIMULINK. The simulation figures show the main capacitor charger waveforms, i.e. the charging current, i S , and the output voltage, v 0 . Figure 7 shows the waveforms of DSF C topology. Figure 7 (a) depicts a detail of the beginning of the charging process, where the variable frequency operation of the system can be noted. Furthermore, it can be seen that the output voltage step decreases as v 0 increases, which is related in this topology to the low precision at low charging voltages. The end of charge is shown in Fig. 7(b) , where it can be seen that the variation of switching frequency is lower than in the beginning of charge situation. Moreover, the voltage precision is improved. Concerning i S , it has a high di/dt at the beginning of each pulse, which implies demanding operating conditions for the output diode. Figure 8 shows the waveforms of F BP SC topology. It can be seen that in both the beginning and the end of charging process the voltage steps are different, due to the small variation in the output current pulses. Moreover, it can be noted that when i S reaches its maximum, the falling slope of the current during t d is higher as v 0 increases. In this case, the waveform on the output diodes is less demanding than in the DSF C topology. Figure 9 shows the HBSRC waveforms. In this case, the output voltage step is constant during the whole range of target voltage. As stated in Eq. (9), when the output voltage reflected to the primary side of the transformer is low compared with V DC , the maximum values of current for the transistors and the primary side diodes are similar. When the output voltage increases, the peak current of transistors are higher than the ones of the diodes. This situation can be noted in Fig. 9(b) , where the rectified waveform presents two different maximum amplitudes. Despite of this variation, the average output current remains constant in each switching interval, as stated in Fig. 5 . Finally, it should noted that the current in the output diodes is sinusoidal, which implies lower constraints on the diodes sizing. 
